[hpc-announce] CfP: Special Session on On-Chip Parallel and Network-Based Systems (OCPNBS) in PDP-17

Mas Ebr masoumeh.ebr at gmail.com
Mon Sep 5 05:00:06 CDT 2016

(Please accept our apologies for multiple postings of this announcement)

Special Session on On-Chip Parallel and Network-Based Systems (OCPNBS)


in conjunction with 25th Euromicro PDP 2017,


To be held in St. Petersburg, March 6-8, 2017

*General Scope*

On-chip parallel and network-based system design to achieve functionality
with low energy-speed product requires larger device count SoC design,
multi block function design methodology, architectures and energy
evaluation schemes. Such systems, which are emerging as the architecture of
choice for future high performance processors, require high performance
interconnects which are necessary to satisfy the data supply needs of all
cores. This session is dedicated to research on on-chip communication
technology, architecture, design methods and applications, bringing
together scientists and engineers working on on-chip innovations from
related research communities, including parallel computer architecture,
networking, and embedded systems. Original papers describing new and
previously unpublished results are solicited on all aspects of on-chip
parallel and networked system technology. Topics of interest include, but
are not limited to:

   - On-chip network architecture (topology, routing, arbitration, ...)
   - Network design for 3D stacked logic and memory
   - Processor allocation and scheduling in CMPs
   - Mapping of applications onto NoCs
   - NoC reliability issues
   - OS and compiler support for NoCs
   - Performance and power issues in NoCs
   - Metrics, benchmarks, and trace analysis for NoCs
   - Multi/many-core workload characterization and evaluation
   - Modeling and simulation of on-chip parallel and networked systems
   - Synthesis, verification, debug and test of SoCs
   - NoC support for memory and cache access
   - SoC and NoC design methodologies and tools
   - Network support for SoC quality of service
   - On-chip systems for FPGAs and structured ASICs
   - NoC support for CMP/MPSoCs
   - Floorplan-aware NoC architecture optimization
   - Application-specific NoC design
   - Networked SoC case studies
   - On-chip parallel programming models and tools
   - Reconfigurable SoCs and NoCs
   - Memory system design and optimizations for SoCs
   - Early reports on system prototypes details
   - SIMD parallel VLSI computing
   - I/O interconnects and support for SoCs

and other related topic

*Proceeding and Special Issue *

The accepted papers will be published in the IEEE Computer Society Press
proceedings together with the proceedings of PDP 2017.

*Paper Submissions: *Prospective authors should submit a full paper not
exceeding 8 pages (double-column, 10pt) to the OCPNBS Special Session
through the EasyChair <http://www.easychair.org/conferences/?conf=pdp2015>

conference submission system.

Each submitted paper will be fully refereed and undergo a blind review
process. Please note that submission of the same paper to multiple tracks
is not allowed. <http://www.easychair.org/conferences/?conf=pdp2015>

*Important dates <http://www.easychair.org/conferences/?conf=pdp2015>*

Paper submission: 25 September 2016
Acceptance notification: 25 October 2016
Camera ready due: 20 November 2016
Conference: 6-8 March 201

*Organizers <http://www.easychair.org/conferences/?conf=pdp2015>*

Hamid Sarbazi-Azad (Sharif University of Technology, Iran)

Nader Bagherzadeh (UC-Irvine, USA)

Masoumeh Ebrahimi (KTH, Sweden and University of Turku, Finland)

Masoud Daneshtalab (KTH Royal Institute of Technology, Sweden)
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://lists.mcs.anl.gov/mailman/private/hpc-announce/attachments/20160905/9f775f87/attachment.html>

More information about the hpc-announce mailing list