[hpc-announce] CFP: 5th International Workshop on RESource DISaggregation in High Performance Computing (RESDIS’25), co-located with SC'25

[Balazs Gerofi]

==========================================================================
                             CALL FOR PAPERS
==========================================================================

5th International Workshop on RESource DISaggregation in High Performance
Computing (RESDIS’25)

To be held in conjunction with the ACM/IEEE International Conference for
High
Performance Computing, Networking, Storage and Analysis (SC’25)

==========================================================================
                        https://urldefense.us/v3/__https://resdis.github.io/__;!!G_uCfscf7eWS!dPvVo5vGjuzH3SWJPzx-0Zpq05NBnPmknWMQ16FeYbkXzrJi5d0gIUhLC5wckLAYMUFUtCu00LO93C4NuC3KmQ$ 
==========================================================================

Disaggregation is an emerging compute paradigm that splits existing
monolithic
servers into a number of consolidated single-resource pools that communicate
over a fast interconnect. This model decouples individual hardware
resources,
including tightly coupled ones such as processors and memory, and enables
the
composition of logical compute platforms with flexible and dynamic hardware
configurations.

The concept of disaggregation is driven by various recent trends in
computation. From an application perspective, the increasing importance of
data analytics and machine learning workloads in HPC centers brings
unprecedented need for memory capacity, which is in stark contrast with the
growing imbalance in the peak compute-to-memory capacity ratio of
traditional
system board based server platforms where memory modules are co-located with
processors.  Meanwhile, traditional simulation workloads leave memory
underutilized. At the hardware front, the proliferation of heterogeneous,
special purpose computing elements promotes the need for configurable
compute
platforms, while at the same time, the increasing maturity of optical
interconnects raises the prospects of better distance independence in
networking infrastructure.

The workshop intends to explore various aspects of resource disgregation,
composability and their implications for high performance computing, both in
dedicated HPC centers as well as in cloud environments.


TOPICS OF INTEREST:
-------------------
- Disaggregated hardware in high-performance computing
- Operating systems and runtime support for disaggregated platforms
- Simulation of disaggregated platforms with existing infrastructure
- Runtime systems and programming abstractions for disaggregation and
  composability
- Networking for disaggregation, including silicon photonics and optical
  interconnects
- Implications of resource disaggregation for scientific computing and
  HPC applications
- Algorithm design for disaggregated and composable systems
- Disaggregated high throughput storage
- Disaggregated heterogeneous accelerators (GPUs, FPGAs, AI Accelerators,
etc.)
- Resource management in disaggregated and composable platforms

TIMELINE AND SUBMISSION PROCEDURE:
----------------------------------
Submission deadline:               August  8, 2025 (AoE)
Author notification:               September 5, 2025
Final papers deadline:             September 26, 2025
Workshop date:                     November 16, 2025

Workshop papers will be published in the SC Workshops Proceedings volume.
Submitted manuscripts must use the ACM proceedings template, two-column:

https://urldefense.us/v3/__https://www.acm.org/publications/proceedings-template__;!!G_uCfscf7eWS!dPvVo5vGjuzH3SWJPzx-0Zpq05NBnPmknWMQ16FeYbkXzrJi5d0gIUhLC5wckLAYMUFUtCu00LO93C4N-FgzTA$ 

Submissions must be at least 5 pages (no upper limit), including references
and figures.  Prospective authors should submit their papers in PDF format
through Linklings’ submission site:

https://urldefense.us/v3/__https://submissions.supercomputing.org/?page=Submit&id=SCWorkshopRESDISSubmission&site=sc25__;!!G_uCfscf7eWS!dPvVo5vGjuzH3SWJPzx-0Zpq05NBnPmknWMQ16FeYbkXzrJi5d0gIUhLC5wckLAYMUFUtCu00LO93C64QwKE5w$ 


WORKSHOP CHAIRS:
----------------
Balazs Gerofi           Intel Corporation, USA
John Shalf              Lawrence Berkeley National Laboratory, USA
Christian Pinto         IBM Research Europe, Ireland


PROGRAM COMMITTEE (to be finalized):
------------------------------------
Michael Aguilar           Sandia National Laboratories, USA
Larry Dennison            Nvidia, USA
Kyle Hale                 Illinois Institute of Technology, USA
John (Jack) Lange         Oak Ridge National Laboratory, USA
Ivy Peng                  KTH Royal Institute of Technology, Sweden
Yu Tanaka                 Fujitsu, Japan
Gaël Thomas               Télécom SudParis, France