[hpc-announce] Call for Papers - 1st WORKSHOP ON PARALLEL PROGRAMMING IN THE EXASCALE ERA
Sanmukh Kuppannagari
sanmukh at hipc.org
Thu Sep 23 09:00:40 CDT 2021
**********************************************************************
We apologize if you received multiple copies of this email.
Please feel free to distribute it to those who might be interested
**********************************************************************
1st WORKSHOP ON PARALLEL PROGRAMMING IN THE EXASCALE ERA (PPEE)
https://hipc.org/call-for-ppee/ | https://ppee-workshop.github.io/
in conjunction with the
28th INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, DATA, and
ANALYTICS (HIPC 2021)
December 17-18, 2021 | Virtual Event, INDIA | www.hipc.org
OVERVIEW
The upcoming exascale systems will impose new requirements on
application developers and programming systems to target platforms
with hundreds of homogeneous and heterogeneous cores. The four
critical challenges for exascale systems are extreme parallelism,
power demand, data movement, and reliability. These systems are aimed
to solve problems that were previously out of reach and improve the
parallel performance of applications by a factor of 50x. The power
budget for achieving a billion billion (quintillion) floating-point
operations per second (exaflops) should be within 20-30 MW. Moving the
data on these systems relative to the computation will be challenging
due to complex memory hierarchies. It would be essential to keep the
CPUs/accelerators busy once they have the data to avoid memory
bottlenecks. Failures on these systems are anticipated to occur many
times a day, such that the existing approach for resiliency, such as
checkpointing and restart, will not work.
TOPICS
The goal of this workshop is to attract leading researchers to
exchange ideas and share their work-in-progress and latest results to
address the exascale software challenges. Topics of interest include,
but are not limited to:
* High-level programming models for many-cores / accelerators
* Compilation techniques for hybrid CPU/accelerator parallelism
* Intra-/Inter-node load balancing and scheduling
* Runtime systems for high performance and high productivity
* Comparisons of runtime systems and parallel programming models
* OS/runtime and system software for many-core systems, accelerators,
and non-uniform memory hierarchy
* Optimizing data locality and data movement
* Energy efficiency and optimizations
* Resilience and fault-tolerance
* Scalable algorithms
* Scalable synchronization mechanisms
* Concurrent data structures
* Applying machine learning techniques in HPC
IMPORTANT DATES
Abstract Submission Deadline: October 24, 2021 (encouraged)
Paper Submission Deadline: October 31, 2021 (hard deadline)
Paper Notification: November 15, 2021
Presentation Slides Upload Deadline: November 22, 2021
All Deadlines are by 11:59 pm AOE (UTC-12)
SUBMISSION INSTRUCTIONS
Papers are to be submitted online in PDF format through Easychair at:
https://easychair.org/conferences/?conf=ppee2021.
Submitted manuscripts should be structured as technical papers and
must not exceed five (5) single-spaced double-column pages using
10-point size font on 8.5×11 inch pages (IEEE conference style),
including figures, tables, and references. The submitted paper should
list the authors and their affiliations. The IEEE conference style
templates for MS Word and LaTeX provided by IEEE eXpress Conference
Publishing are available for download. See the latest versions here
(https://www.ieee.org/conferences/publishing/templates.html).
Electronic submissions must be in the form of a readable PDF file.
The accepted papers will be invited for presentation at the workshop.
However, these papers will NOT be published in the conference
proceedings. This will allow the authors to publish an extended
version of their paper at other venues after benefiting from reviewer
feedback from the workshop. Papers will be judged on technical merit,
quality, and relevance to the workshop. Plagiarism, in any form,
especially verbatim reproduction from other published works, is
prohibited. Papers that are plagiarized will be rejected, and the
corresponding department and institution will be notified.
ORGANIZATION COMMITTEE
Vivek Kumar, Indraprastha Institute of Information Technology, Delhi
Swarnendu Biswas, Indian Institute of Technology, Kanpur
Vishwesh Jatala, Indian Institute of Technology, Bhilai
NOTICE ABOUT COVID-19
We are closely monitoring the COVID-19 situation globally and in India
in particular. The decision whether to hold the conference on-site or
virtually will be made before October 2021. Should the conference be
held on-site, we understand that travel to India and within India may
still be difficult or even impossible for some. Because travel from
outside India will require an entry visa and that there may be travel
restrictions still in place, we will arrange some form of remote
presentation for those authors. We do not have changes to how accepted
papers will be published in IEEE Xplore — every accepted paper will
have at least one author who will register at the notified (reduced)
registration fee and also present the paper at the conference
(virtually/physically).
Regards,
Sanmukh Kuppannagari
Senior Research Associate
University of Southern California
https://sanmukh.github.io/
More information about the hpc-announce
mailing list