[hpc-announce] ICS 2020 is calling for Virtual Participation!. Zoom Online Event without charge for non-author participants
mpmatias at ucm.es
Fri May 29 17:06:45 CDT 2020
[Please accept our apologies if you receive multiple copies of this
Call for Participation]
** Please Distribute Widely ***
The ACM International Conference on Supercomputing (ICS) is the premier
international forum for the presentation of research results in
high-performance computing systems. The 34th conference (ICS-2020) was
planned to be held in Barcelona, Spain and co-organized by the Universitat
Politecnica de Catalunya (UPC-BarcelonaTECH) and the Barcelona
Supercomputing Center (BSC-CNS). Because of the COVID-19 outbreak, the
event will be held worldwide in a virtual format.
Registration is free for non-authors participants and it is open to the
entire community. Please register by June 20th. Due to limited
availability, we recommend you to register in advance to guarantee your
- Two workshops and two tutorials will open the conference on Monday, June
- Full program available on the ICS-2020 website:
- Three opening keynote sessions also run as a live event through Zoom:
Katherine A. Yelick (UC Berkeley), Babak Falsafi (EPFL), and Michael Wolfe
- The ICS'20 proceedings will be freely available to the world for one
month starting the first day of the conference.
- Self-organized sessions.
- A featured interview session with Yale Patt will close the conference.
Three opening keynote sessions, seven paper sessions and a final interview
session will be held from Tuesday, June 30th to Thursday July 2nd.
The feature keynotes and interview sessions will be organized as live
events through Zoom.
The paper sessions will be run as a combination of recorded and live
events. For the recorded part, authors will provide a video that will be
available during the conference days from the conference program page:
https://ics2020.bsc.es/program. The live part of the paper sessions will be
organized as a combination of short presentations for each paper (5 minutes
per paper) and a discussion for all the papers presented in the session.
Attendees to the session will be expected to listen first to the recorded
presentations. The live sessions will be organized with Zoom and we will
send attendees further instructions on how to join.
More details will be announced in a timely manner, so please stay tuned to
the official website for more updates:https://ics2020.bsc.es/
Workshops and Tutorials
Two workshops and two tutorials will open the conference on Monday, June
29th. They will be run as live events through parallel Zoom sessions.
John Davis (BSC) is the organizer of a workshop on "Risc-V and OpenPOWER".
Marie Christine (Intel) and Toni Pena (BSC) are the organizers of a
workshop on "Persistent Memory Technologies".
The program also include a full-day tutorial about "Developing HPC
accelerators using Xilinx FPGAs" instructed by Xilinx and a full-day
tutorial about MUSA "A Tool for Design-Space Exploration of Large-Scale HPC
Machine" instructed by the BSC. The registration to these parallel events
is also open at https://ics2020.bsc.es/registration. Further details on
these workshops and tutorials can be found on the Workshops and Tutorial
sections on the ICS2020 website.
Algorithms/ Applications keynote: Computing, Data and COVID-19. Katherine
A. Yelick. June 30th, 2020 (15:15 - 16:15 CEST)
Abstract: COVID-19 has disrupted every aspect of our lives and never before
has there been such a need to build interdisciplinary teams to address some
of the most critical data and computing problems associated with the
pandemic, using advanced statistical techniques to interpret data,
simulation to understand intervention impacts, and machine learning to
identify possible medical therapeutics. High-performance computing has
long embraced interdisciplinary work, and in this talk, I will give a broad
overview of the role that data and computing are playing in COVID-19 rapid
response, and some of the underlying challenges for computational
modelling, analysis, and learning.
Bio: Kathy Yelick is the Robert S. Pepper Distinguished Professor of
Electrical Engineering and Computer Sciences and the Associate Dean for
Research in the Division of Computing, Data Science and Society (CDSS) at
the UC Berkeley. She is also a Senior Advisor on Computing at Lawrence
Berkeley National Laboratory, where she was Director of NERSC from 2008 to
2012 and led the Computing Sciences Area from 2010 through 2019. Yelick is
a member of the National Academy of Engineering and the American Academy of
Arts and Sciences and a Fellow of ACM and AAAS.
Architecture keynote: Post-Moore Server Architecture. Babak Falsafi
July 1st, 2020 (15:00 - 16:00 CEST)
Abstract: Cloud providers are building infrastructure at unprecedented
speeds building the foundation for global IT services and cost-effective
containerized apps. Unfortunately the silicon technologies we have relied
on for the past several decades leading to the exponential growth in IT
have slowed down in scaling and will soon come to a halt, resulting in
diminishing returns in digital platform scalability in the post-Moore era
of computing. Meanwhile, the basic architecture of a modern server blade
still dates back to the CPU-centric desktop PC of the 80's managing memory
at hardware speeds but accessing the network, storage and now discrete
accelerators through the OS, legacy software stacks and peripheral
interfaces. This talk will make the case for a clean slate co-design of
server software and hardware for the post-Moore era.
Bio: Babak Falsafi is a Professor in the School of Computer and
Communication Sciences and the founding director of the EcoCloud research
center at EPFL. He has worked on server architecture since the 90's with
contributions impacting industrial products including a novel shared-memory
architecture in the first NUMA machines (WildFire/WildCat) by Sun
Microsystems, snoop filtering and memory streaming in IBM BlueGene and ARM
cores, and server evaluation methodologies in use by AMD, HPE and Google
PerfKit. His recent work on scale-out server processor design laid the
foundation for the first generation of Cavium ThunderX. He is a fellow of
ACM and IEEE.
Compilers and languages keynote: Optimizing Supercompilers for
Supercomputers. Michael Wolfe July 2nd, 2020 (15:00 - 16:00 CEST)
Abstract: Between a problem statement and its solution as a computer
simulation are several steps, from choosing a method, writing a program,
compiling to machine code, making runtime decisions, and hardware
execution. Here we will look at the middle three decision points. What
decisions should be and must be left to the programmer? What decisions
should be and must be relegated to a compiler? What decisions should be
and must be left until runtime? Given my background, I will focus a great
deal on the importance of compilers in supercomputing, and compare and
contrast the advantages and impacts of compiler solutions to the
"Performance + Portability + Productivity" problem with language and
Bio: Michael Wolfe has worked on languages and compilers for parallel
computing since graduate school at the University of Illinois in the
1970s. Along the way, he co-founded a compiler company, tried his hand as
an academic professor, and eventually returned to commercial compiler
development. He now spends most of his time as the technical lead on a
team that develops and improves compilers for highly parallel computing,
specifically for NVIDIA GPU accelerators.
More information about the hpc-announce