[hpc-announce] [Call for Papers] SiPS 2020 – IEEE Workshop on Signal Processing Systems

[Balatsoukas Stimming, A.K.]

[Apologies if you receive multiple copies of this message. Please feel free to forward it to interested colleagues.]


[Image result for imagens relógio da universidade coimbra][Image result for imagens relógio da       universidade coimbra]


SiPS 2020 – IEEE Workshop on Signal Processing Systems

20-22th October 2020, Coimbra, Portugal


Dear Colleagues,

On behalf of the organizing committee, it is our pleasure to send you the preliminary call for papers of the 2020 edition of the International IEEE Workshop on Signal Processing Systems (SiPS).

SiPS 2020 will be held in Coimbra, in the center of Portugal, as a forum devoted to the area of design and implementation of signal processing systems. This is the first time SiPS takes place in Coimbra, Portugal, featuring a comprehensive program, including technical workshops, tutorials, demonstrations and exhibitions. Top notch research and experiences related with hardware and software optimization and implementation of signal processing systems, machine learning for signal processing, design methods of signal processing systems and signal processing application systems are welcome. The prime theme of the 2020 edition addresses all kinds of novel investigation «Towards Intelligent and Energy-Efficient Signal Processing Systems».

For those willing to submit a 6 pages paper on any of the topics of SiPS 2020, please note that the deadline for paper submission is April 1st 2020.

Information on the conference and submission details can be found at: <https://smacd-conference.org/> http://sips2020.org/
The SiPS 2020 Preliminary Call for Papers is available at: <https://smacd-conference.org/content/CfP_SMACD_2020.pdf> http://www.sips2020.org/cfp.pdf


SiPS 2020 topics of interest include, but are not limited to:

Software Implementation of Signal Processing Systems

·        Software on programmable digital signal processors

·        Application-specific instruction-set processor (ASIP) architectures and systems

·        SIMD, VLIW and multi-core CPU architectures

·        GPU-based massively parallel implementations

Hardware Implementation of Signal Processing Systems

·        Low-power signal processing circuits and applications

·        High- performance VLSI systems

·        FPGA and reconfigurable architecture-based systems

·        System-on-chip and network-on-chip

·        VLSI for sensor network and RF identification systems

Machine Learning for Signal Processing

·        Circuits and systems for AI

·        Deep learning/machine learning/AI algorithms

·        Tools/platforms for AI

·        Edge and cloud AI computing platforms

·        Hardware/neuromorphic accelerators

·        Hardware/software co-design and automation for AI

Design Methods of Signal Processing Systems

·        Optimization of signal processing algorithms

·        Compilers and tools for signal processing systems

·        Algorithm-to-architecture transformation

·        Dataflow-based design methodologies

·        Error-tolerant techniques for signal processing

Signal Processing Application Systems

·        Audio, speech, and language processing

·        Biomedical signal processing and bioinformatics

·        Image, video, and multimedia signal processing

·        Information forensics, security, and cryptography

·        Sensing and sensor signal processing

·        Signal processing for non-volatile memory systems

·        Latency-and power-constrained signal processing

·        Wireless communications and MIMO systems

·        Coding and compression

·        Signal processing for mixed-signal technologies

Important Dates:

Paper Submission Deadline: April 1st 2020

Author Notification: June 15th 2020

Camera Ready Paper Submission: July 6th 2020

Early Registration Deadline: July 31st 2020


We look forward to meeting you at SiPS 2020 in Coimbra.


Best regards,


General Chairs

Joseph Cavallaro, Rice University, US

Gabriel Falcao, IT, University of Coimbra, PT

Technical Program Chairs

Leonel Sousa, INESC-ID, University of Lisbon, PT

Farhana Sheikh, Intel, US