[hpc-announce] CFP :: Special Issue: "FPGAs for Domain Experts" :: Hindawi IJRC :: Deadline 5th April

[Syed Waqar Nabi]

=========================================================================
Special Issue: ** FPGAs for Domain Experts **

Hindawi International Journal of Reconfigurable Computing

Call for Papers
=========================================================================


Quick Links
----------------
Special Issue on FPGAs for Domain Experts :: https://www.hindawi.com/journals/ijrc/si/307178/cfp/
Submission Link :: https://mts.hindawi.com/submit/journals/ijrc/fpgas/
[Hindawi International Journal of Reconfigurable Computing :: https://www.hindawi.com/journals/ijrc/]


Important Dates
-----------------------
Full Paper Submission :: *April 5th, 2019*
Publication :: Papers are published upon acceptance
(Please note website may have old submission date; this one is current).

About
---------
Field-Programmable Gate Arrays (FPGAs) have recently gained a lot of attention through several demonstrations of superior performance over off-the-shelf architectures, not only with respect to energy efficiency but also with respect to wall-clock runtimes. From once being used primarily as prototyping devices or in embedded systems, FPGAs are now increasingly accepted as first-order computing devices on desktops and servers. This change has been driven by a combination of increasingly larger and resourceful FPGAs and wider availability of mature and stable high-level FPGA programming tools.

The application areas reach across many domains from high-finance to advanced machine learning. Despite the availability of many tools for high-level synthesis and increasing ease of access to FPGA-based computing nodes (e.g., via Amazon Web Services), domain experts still seem to be far away from utilising FPGAs to gain processing performance unless preconfigured systems for their particular applications exist in readily available form. CPUs and to some extent GPUs now as well are still generally considered the only viable options for domain experts looking to accelerate their applications.

Against this background there has been considerable research in recent months and years on making FPGAs accessible for domain experts. With this special issue, we will try to bring together work that aims to break this barrier for a wider applicability of FPGAs.

This special issue aims to encourage contributions from researchers and practitioners that share the vision of enabling domain experts to benefit from the performance opportunities of FPGAs.

We expect this special issue to broadly target three communities of researchers:

1. FPGA and reconfigurable computing researchers,
2. Compiler experts, and
3. Domain experts from various fields who are investigating the use of FPGAs for accelerating their applications.


Topics of Interest
--------------------------
Potential topics include but are not limited to the following:

* Domain-specific languages that target FPGAs
* Tool-chains for compiling DSLs to FPGAs
* FPGA Compilation of legacy codes
* Programming productivity for FPGAs
* Targeting FPGAs in the cloud
* Performance portability between different FPGA platforms
* Just-in-time hardware synthesis
* Performance portability between CPU, GPU, and FPGA-based systems


Format and Submission
----------------------------------
Authors can submit their manuscripts through the Manuscript Tracking System at:
https://mts.hindawi.com/submit/journals/ijrc/fpgas/

Author guidelines for the parent journal IJRC should be followed:
https://www.hindawi.com/journals/ijrc/guidelines/

Please note this is an open access journal; information about article processing charges is available here:
https://www.hindawi.com/journals/ijrc/apc/


Editors:
-----------
* Wim Vanderbauwhede, School of Computing Science, University of Glasgow, UK
* Sven-Bodo Scholz, Department of Computer Science, Heriot-Watt University, UK
* Martin Margala, University of Massachusetts Lowell, Lowell, USA


------
S Waqar Nabi, EngD
Research Associate
Glasgow Systems Section (GLASS)
School of Computing Science
Sir Alwyn Williams Building, 405
University of Glasgow
G12 8QQ, UK
T: +44 (0)141 330 2074
W: http://dcs.gla.ac.uk/~waqar/