[hpc-announce] [NoCArc 2019 and NANOCOM SI] Abstract Deadline Removement - 12th International Workshop on Network on Chip Architectures

[Maurizio Palesi]

(Apologies if you receive this call multiple times)

The abstract deadline is removed and the firm paper submission deadline is
Aug. 19.

Note that the NoCArc'19 is in conjunction with the special issue of NANOCOM
journal (impact factor = 2.25). The accepted conference papers will be
invited for an extended journal version, to be published in a special issue
in NANOCOM. We invite authors to submit very high-quality contributions to
get a chance to be part of the NANOCOM special issue for NoCArc 2019 in
this prestigious and high-impact journal.

**********************************************************************
NoCArc 2019

http://www.nocarc.org

12th International Workshop on Network on Chip Architectures

October 12-13, 2019 - Columbus, Ohio, USA
(To be held in conjunction with IEEE/ACM MICRO-52)
**********************************************************************

G E N E R A L  I N F O R M A T I O N

With the advancement in both computing architectures and process
technology, many-core architectures can have thousands of cores into a
single chip. This integration opens up a plethora of challenges, e.g., in
terms of specialization and energy-focused implementations, and supports
the spread of various applications and computational paradigms, ranging
from multiprocessing to reconfigurable computing, from quantum computing to
the emerging area of neuromorphic computing. Such wild increase in the
number of processing elements (PE) per chip, together with the growing
architectural and workload heterogeneity, calls for efficient, versatile,
scalable and reliable communication infrastructures. The Network-on-Chip
(NoC) design paradigm, based on a modular packet-switched mechanism, can
address many of the on-chip communication issues such as performance
limitations of long interconnects, the integration of a large number of PEs
on a chip, or heterogeneous workloads. Novel techniques and architectures
are needed to efficiently design and optimize the NoC and evaluate it at
the network or system level.

The goal of NoCArc is to provide a forum for researchers to present and
discuss innovative ideas and solutions related to the design and
implementation of multi-core systems on chip. The workshop will focus on
issues related to design, analysis, testing, and application of on-chip
networks.

The accepted conference papers will be invited for an extended journal
version, to be published in a special issue in NANOCOM (Impact
Factor=2.25). We invite authors to submit very high-quality contributions
to get a chance to be part of the NANOCOM special issue for NoCArc 2019 in
this prestigious and high-impact journal.

A R E A S  O F  I N T E R E S T

The workshop will focus on issues related to design, analysis, and testing
of on-chip networks. The topics of specific interest for the workshop
include, but are not limited to:

NoC Architecture and Implementation
  * Topologies, routing, flow control
  * Managing QoS
  * Reliability issues
  * Security issues
  * Design methodologies and tools

NoC Analysis, Optimization, and Verification
  * Power, energy and thermal issues
  * Benchmarking with NoC-based systems
  * Modeling, simulation, and synthesis
  * Verification, debug and test of
  * Metrics and benchmarks

NoC Applications
  * Mapping of applications onto NoCs
  * Real and industrial NoC case studies
  * NoCs for FPGAs, ASICs, CMPs, and MPSoCs
  * NoC designs for heterogeneous systems

NoC at System-level
  * Design of memory subsystem
  * NoC support for memory and cache access
  * OS support for NoCs
  * Programming models including shared memory, message passing, or
    new models
  * Large-scale systems (datacenters, supercomputers) with NoC-based
    Systems as building blocks

Emerging NoC Technologies
  * Wireless, Optical, and RF
  * NoCs for 3D and 2.5D packages
  * Approximate computing for NoC and NoC-based systems

Machine Learning (ML) and NoC-based Systems
  * Interconnects for ML systems/accelerators
  * Memory access for the NoC-based ML systems
  * NoC-based ML algorithm design

Besides regular papers, papers describing work in progress or incomplete
but sound new innovative ideas related to the workshop theme are also
encouraged.

S U B M I S S I O N

Both research and application-oriented papers are welcome.  All papers
should be submitted electronically by EasyChair. Submissions must be
limited to 6 pages. Please, visit the workshop webpage (
http://www.nocarc.org) for additional information about the submission
process.


I M P O R T A N T  D A T E S

* Paper submission deadline:    August 19, 2019
* Acceptance notification:         September 1, 2019
* Camera-ready version due:    September 8, 2019
* NoCArc workshop:                 October 12-13, 2019


O R G A N I Z E R S

GENERAL CHAIR

* Kun-Chih (Jimmy) Chen, National Sun Yat-sen University, Taiwan

TPC CHAIRS

* Sergi Abadal, Universitat Politècnica de Catalunya, Spain
* Salvatore Monteleone, University of Catania, Italy

STEERING COMMITTEE

* Maurizio Palesi, Univ. of Catania, Italy
* Davide Patti, Univ. of Catania, Italy
* Masoumeh (Azin) Ebrahimi, KTH Royal Institute of Technology, Sweden
* Masoud Daneshtalab, MDH and KTH, Sweden
* Xiaohang Wang, South China University of Technology, China