[hpc-announce] Call for Posters: HPC Asia 2018 @ Tokyo (Deadline: Oct 20, 2017)

Tetsuya Hoshino hoshino at cc.u-tokyo.ac.jp
Thu Oct 5 01:27:19 CDT 2017

                           Call for Posters

HPC Asia 2018: International Conference on High Performance Computing
                        in Asia Pacific Region


                  January 29-31, 2018, Tokyo, Japan

                       Sponsored by IPSJ SIGHPC
                    In cooperation with ACM SIGHPC

High performance computing is a key technology to solve large problems in
science, engineering, and business by utilizing computing power which has
been evolving to the future. HPC Asia, which is an international conference
series on HPC technologies in Asia Pacific region, and was held in the past
several times in several countries in Asia regional site to discuss the
issues on high performance computing and to exchange information of
research and development results. It, however, was not recently organized
in the past few years. During these years, new interesting and remarkable
technologies and results have appeared. We are planning to organize a
meeting as the International Conference on High Performance Computing in
Asia-Pacific Region, or HPC Asia 2018 to exchange ideas, case studies, and
research results related to all issues of high performance computing.

Topics of Interest
Applications and Algorithms Track
- High performance applications (high speed, low memory, low power
- Computational science
- Numerical linear algebra and its applications
- High performance library and software framework for applications
- Parallel and vectorization algorithms
- Hybrid/heterogeneous/accelerated algorithms
- Fault-tolerant algorithms
- Graph algorithms
Programming Models and Systems Software Track
- Programming for current and future HPC systems
- Tools and libraries for performance and productivity
- System management
- Fault tolerance
- Reproducibility
- Energy efficiency
Data, Storage and Visualization Track
- Middleware for big data management
- Big data processing with emerging hardware
- Parallel and distributed file systems
- Storage networks
- Storage systems
- Visualization and image processing
- Reliability and fault tolerance
- Scalable data management
- Transaction processing
- Integration of non-volatile memory
- I/O performance tuning, benchmarking and evaluation
- Provenance
- Experience and application studies on large-scale storage architectures
Architectures and Networks Track
- Processor architectures
- Memory architectures
- Interconnect/Network architectures
- Acceleration technologies (e.g., GPUs, FPGAs)
- Power/Energy-aware high-performance computing
- Dependable high-performance computing
- Architectures for emerging device technologies

Important Dates
Poster submission deadline:    October 20, 2017
Notification of acceptance:      November 24, 2017

Poster submission instructions
Authors are invited to submit extended abstracts of their posters that are
novel and previously unpublished. The abstract consists of 2 pages (up to 2
extra pages are allowed) in the PDF format including figures and
references, and be formatted in the ACM Proceedings Style
and submitted at
The review process is double-blinded. The authors should not disclose their
identities in the paper.
The PDF files of every accepted poster and its extended abstract will be
uploaded to the conference website.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://lists.mcs.anl.gov/mailman/private/hpc-announce/attachments/20171005/290bcf21/attachment-0001.html>

More information about the hpc-announce mailing list