[hpc-announce] CFP - RAPIDO'17 co-located with HiPEAC Conference

[Gianluca Palermo]

[Please accept our apologies if you receive multiple copies of this message.]

=====================================================================
CALL FOR PAPERS
9th Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools - RAPIDO
(http://www.rapido.deib.polimi.it)
in Stockholm, Sweden, 23-25 January, 2017
Held in conjunction with the HiPEAC Conference  (http://www.hipeac.net/conference)
=====================================================================

Goal of the Workshop :
The focus of the RAPIDO workshop is on methods and tools for rapid simulation and performance evaluation in embedded and high performance system design. Given continuous advances in chip technology, it is to be expected that future-generation processors will integrate numerous units on a single die, including multiple (heterogeneous) processor cores, multiple levels of (shared/private) caches or memories, and dedicated accelerators, which will be glued together through a network on-chip (NoC).
The design space is huge though and several design metrics should be considered as well for selecting the optimal system configuration. Despite several years of research, the early stage design phase still requires to be supported by innovative design methodologies and tools for simulation, exploartion and performance evaluation.
RAPIDO seeks for original research papers that face this challenge for embedded and high performance computing systems.

Topics of interest :
- Topics of interest include, but are not limited to:
- Rapid simulation techniques targeted at novel architectures: Multi-cores, 3D-architectures, FPGA based heterogeneous Multi-cores/MPSoC, ...
- Variability and power/energy consumption in performance estimation and simulation techniques.
- High-level abstraction modeling, e.g., Transactional Level Modeling (TLM), Analytical Modeling, Trace-Driven Simulation …
- Design space exploration (DSE) for heterogeneous high-performance and embedded systems.
- Dynamic binary translation for fast simulation and DSE
- Experience reports using existing simulators and tools
- Benchmarking and simulator validation
- Early stage prototype of innovative architectures

Important dates:
- Submission deadline: Nov 13, 2016
- Notification to authors: Nov 26, 2016
- Final version of accepted papers: Dec 10, 2016

Paper submission :
Electronic paper submission requires a full paper, up to 6 double-column ACM format pages, including figures and references. Up to 2 extra-pages can be requested for free to the organizing commettee (gianluca dot palermo at polimi dot it). Please use the following template when preparing your manuscript: http://www.acm.org/sigs/publications/proceedings-templates
The paper submission will be conducted using the EasyChair conference manager. Papers should be submitted in PDF format. You will find
 the submission site at:  https://www.easychair.org/conferences/?conf=rapido17

Accepted papers will be published in the ACM digital library.

Organizers:
Gianluca Palermo, Politecnico di Milano, Italy
Daniel Gracia Pérez, Thales Research and Technology, France
Morteza Biglari-Abhari, University of Auckland, New Zealand
Daniel Chillet, Université de Rennes 1, France
Adam Morawiec, ECSI, France
Reda Nouacer, CEA, France


-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://lists.mcs.anl.gov/mailman/private/hpc-announce/attachments/20161102/989da279/attachment.html>