[hpc-announce] Tutorial: Programming the Knights Landing, Intel’s Second Generation Xeon Phi - June 19 2016, Frankfurt Hotel Marriott

Lucas A. Wilson lwilson at tacc.utexas.edu
Mon Jun 6 13:17:05 CDT 2016


Programming the Knights Landing, Intel’s Second Generation Xeon Phi



Sunday, 19 June 2016 - 8AM to 12PM, Frankfurt Hotel Marriott



The Texas Advanced Computing Center, in partnership with Intel Corporation, is proud to  announce a special tutorial event as part of the Intel Xeon Phi User group Meeting (IXPUG) at ISC16 in Frankfurt, Germany. This event will provide hands-on experience on the latest Intel product, the second generation Intel Xeon Phi, also known as Knights Landing (KNL). Attendees to this half-day event will be some of the first researchers in the world to have access to the KNL platform.



Intel's next generation Xeon Phi, Knights Landing (KNL), brings many changes from the first generation, Knights Corner (KNC). This tutorial will review the KNL architecture and discuss the differences between KNC and KNL, including self-hosting vs. coprocessor design, core interconnection technology and clustering topologies, and hierarchical memory based on new MCDRAM technology. Many of the lessons learned from KNC, including efficient multi-threading, optimized vectorization, and strided memory access will be revisited and updated for KNL, and recommendations regarding MPI task layout when using Intel OmniPath will be provided. Tutorial attendees should be familiar with MPI and OpenMP.



This tutorial will focus on the use of reports and directives to improve vectorization and the implementation of proper memory access, and showcase new Intel VTune Amplifier XE capabilities that allow for in-depth memory access analysis and hybrid code profiling.

Hands-on exercises will be executed on the KNL-upgraded Stampede system at the Texas Advanced Computing Center (TACC).



Registration for this event is available here: https://portal.tacc.utexas.edu/training/#/session/27. You will need to create a TACC portal account in order to register for the event.



The first forty registered attendees through the door will also receive a copy of the book Intel® Xeon Phi™ Processor High Performance Programming, Knights Landing Edition, by Jim Jeffers, James Reinders, and Avinash Sodani.

________________________________
Lucas A. Wilson, Ph.D.
Director, Training and Professional Development
Texas Advanced Computing Center
The University of Texas at Austin
ACB 2.278
+1 512 232 7351
lwilson at tacc.utexas.edu<mailto:lwilson at tacc.utexas.edu>

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://lists.mcs.anl.gov/mailman/private/hpc-announce/attachments/20160606/a57dd80b/attachment-0001.html>


More information about the hpc-announce mailing list